

# High Speed Interface Techniques for Computer Peripherals

Workshop High Speed Interconnects  
Universität Stuttgart INT  
07. November 2008

Dr.-Ing. Peter Gregorius

[Peter.Gregorius@qimonda.com](mailto:Peter.Gregorius@qimonda.com)

[Peter.Gregorius@int.uni-stuttgart.de](mailto:Peter.Gregorius@int.uni-stuttgart.de)



# High Speed Interface Techniques





- **Introduction, Trends and Limitations**
- **Review on Cascading Techniques (ISSCC2007)**
- **Clocking**
- **Outlook & Summary**







# Computer Peripherals I/O-Trend



High Performance Graphic Memory



High Performance PC Memory






# Memory Roadmap – Signaling

## Example: GDDR5 / 2D planar chip-to-chip


## Example: DDR4 (under discussion) / dual slot



- Conditions:
1. SE signaling, at nominal supply voltage (1.5V)
  2. No power supply noise
  3. Physical BER=10<sup>-12</sup>
  4. 4 Layer PCB

2Gbit/s/pin  
 $T_{UI} = 500\text{ps}$   
 $T_{eye} = 340\text{ps}$


2Gbit/s/pin  
 $T_{UI} = 500\text{ps}$   
 $T_{eye} = 180\text{ps}$



8Gbit/s/pin  
 $T_{UI} = 125\text{ps}$   
 $T_{eye} = 45\text{ps}$


3.2Gbit/s/pin  
 $T_{UI} = 312.5\text{ps}$   
 $T_{eye} = -$

**Note:** SE signaling, channel data contains worst-case cross-talk and is based on actual board design.





# Pin count, channel bandwidth and data rate



► For the last decade the effective (DQ) data pin count remains constant. The evolution in data rate and bandwidth was based on the increase in frequency!

► Following the bandwidth roadmap in 2012/13 single ended signaling will hit a wall (signal + power integrity!)

► Differential signaling (DS) may give room for one or two generations but means a stop of the (G)DDRx evolution.

Key Requirements for Memory Subsystem



BW, Speed, Latency (GByte/s, Mbit/s, ns)

Density (Gbit)

Power (mW)

Cost (\$\$\$)






# Solution for high density - FBDIMM

FBDIMM: Fully Buffered Dual Inline Memory Module

DDR2 IO [Mb/s]	400	533	667	800
AMB IO [Gb/s]	2.4	3.2	4.0	4.8

2.4Gbit/s/Lane –  
4.8Gbit/s/Lane




Source: N.Dadalt, P.Gregorius, E. Thaller, L. Gazsi; "A Compact Triple-Band Low Jitter Digital LC PLL with Programmable Coil in 130nm CMOS," IEEE Solid State Circuit Journal, June 2005




# Alternative Approach: repeater DRAM

## DIMM with multi-drop connections



- high pin count (DDR2 SO DIMM =204pins)
- parallel interface
- bidirectional single ended DQ (data bus)
- uni-directional single ended CA bus

## DIMM with repeater DRAMs




- lower pin count
- serial interface (frame based)
- differential signaling
- simultaneous READ / WRITE






# Repeater Topologies

## Loop Back Topology (FBDIMM)



## Loop Forward Topology




Embedded Command/Address WRITE bus

Coded READ bus with seamless data insertion

Differential P2P Connections

**READ / WRITE latency depends on DRAM position within daisy chain**  
→ needs HS FIFO




**READ + WRITE latency = const.**  
→ better to control for MCH






# Repeater DRAM Test Chip – HS IO Section

transparent repeat





# Sampler Eye Characterization



Data Rate = 4.8Gbit/s/lane (UI=208ps) / Accumulated Eye over 6 Lanes – Transparent Mode

Source: Z. Gu, P. Gregorius, D. Kehrer, L. Neumann, T. Rickes, H. Ruckerbauer, R. Schledz, M. Streibl, etc.; "Cascading Techniques for a High-Speed Memory Interface," IEEE International Solid State Circuit Conference, Session 12.7, Februar 2007






# Intermediate Summary

► Proposed technique solves density, pin count and power requirements for future architectures.

► Limitations in physical link remains




## 4 Layer PCB signaling limit

◀ SE 2D Planar ~10Gbit/s/pin

◀ DS 2D Planar ~18Gbit/s/pin

SE 2D Planar ~2.6Gbit/s/pin ►


DS 2D Planar ~12Gbit/s/pin ►






► DRAM roadmap doesn't follow CPU (nCore) BW requirement

► Clock and data distribution needs complex link training


► Power consumption, testability etc.





# GDDR5 Power Integrity ◀ ▶ Signal Integrity



Power Supply Sensitivity Model



# Impact of Clock Path Device Mismatch




standard deviation = 9%·UI  
(7%·UI from the clock generator)






# Ghost Signaling Motivation

## Standard On-Chip Clocking




- phase matching problem for on-chip QR sampling clock
- needs complex bit wise data training
- distributed timing recovery (MCH  $\leftrightarrow$  DRAM)
- signal integrity is difficult no good scalability



## Ghost Signaling



- clock distributed together with data
- source synchronous
- no distributed timing recovery needed
- no internal clock tree
  - save power, less complex
- good scalability
- pin count reduced
- improved signal integrity (no sampling phase problems)



# Ghost Signaling Repeater High Speed I/O





# Summary

## High Density Solutions (e.g. Server)

→ FBDIMM / DDR2; Advanced Memory Buffer, Differential Signaling 2.4Gbit/s – 4.8Gbit/s

→ RDIMM / DDR3; Single Ended Point-to-Point or Point-to-2 Point ~2Gbit/s max

→ Buffer-on-Board / NG DRAM with Repeater, Differential Signaling 4.8Gbit/s – 9.6Gbit/s

## Ultra High Bandwidth (Graphic)

→ GDDR5; Single Ended Point-to-Point up to ~10Gbit/s


→ GDDR6; 3D Integration Single Ended ~10Gbit/s but x2 Pin count (x64 DRAM)

→ Buffer-on-Board / DDR3 / DDR4(?); Differential Signaling 4.8Gbit/s – 9.6Gbit/s

## High Bandwidth with 'moderate' Power (Notebook)

→ DDR4, Single Ended Dual Slot up to 2.4Gbit/s or Point-to-Point ~3Gbit/s

→ Ultra Parallel Single Ended 3D Integration up to 2Gbit/s



**Thank you**

**The World's Leading  
Creative Memory Company**

