


# Mehrpegelmodulation und Entzerrung für Hochgeschwindigkeitsschnittstellen

Markus Grözing  
INT, Universität Stuttgart

unterstützt von

Agilent Technologies Böblingen (Mehrpegelmodulation)

Deutsche Forschungsgemeinschaft (Entzerrer)



**Universität Stuttgart**

**Institut für Elektrische und Optische Nachrichtentechnik**

Prof. Dr.-Ing. Manfred Berroth

- **Einführung**
  - Eigenschaften eines typischen Backplane-Kanals
  - Vor- und Nachteile der Vierpegelübertragung
  - Entzerrung im Sender- und Empfänger
- **PAM4 / PAM2 -Übertragung mit FIR(+DFE)-Entzerrung  
Evaluation auf Systemebene**
- **PAM2 / PAM4 -Übertragung mit FIR-Entzerrung  
Evaluation auf Schaltungsebene (90nm CMOS)**
- **PAM2-Übertragung mit FIR+DFE-Entzerrung im Empfänger  
Messergebnisse anhand eines patentierten Entzerrers (130nm CMOS)**
- **Zusammenfassung**

# Tyco FR4 Backplane (HM-Zd XAUI Interoperability Platform)

10 GbE XAUI = 2x 4x 3.125 Gbit/s






Illustration similar to measured backplane




2x 2in (daughter card) + 30in (backplane) = 34in = 86cm


# Transmission Characteristic of 86cm Trace



# Unit Pulse (1V, 1T) -Response of 86 cm Trace




# Multilevel Penalty Example: 20 Gbit/s, 0.5 V<sub>pp</sub>





PAM	Signal Power	Eye Area
2	1	1
4	1/9	2/3
Penalty	-9.5 dB	-1.8 dB

Picture of PAM4-Eye-Measurement from "Proposals for CEI25 Channels Based on lower-k Dielectric Materials for Backplanes and Daughterboards", Helmut Preisach, Alcatel Lucent, Stuttgart, OIF-Contribution Number: OIF2007.135.00, Working Group: PLL


# PAM4 Benefit: Consider SNR @ $f_{\text{Nyquist}}$




# Transmitter & Receiver Equalization



digital domain



analog domain



critical path

digital domain


# Example of System Simulation Setup in ADS



Tran  
Tran2  
StopTime=10.0 nsec  
MaxTimeStep=1.0 psec



Tran  
Tran1  
StopTime=30.0 nsec  
MaxTimeStep=1.0 psec



VAR VAR1  
e\_1=0  
e\_0=4.0  
e1=0  
e2=0  
e3=0  
e4=0



VAR VAR2  
e\_1=-1.7593  
e\_0=4.0  
e1=0  
e2=0  
e3=0  
e4=0




VAR VAR3  
e\_1=-1.7593  
e\_0=4.0  
e1=0  
e2=0  
e3=0  
e4=0



VAR VAR4  
e\_1=-1.7593  
e\_0=4.0  
e1=0  
e2=0  
e3=0  
e4=0



VAR VAR5  
e\_1=-1.7593  
e\_0=4.0  
e1=0  
e2=0  
e3=0  
e4=0



VAR VAR6  
e\_1=-1.7593  
e\_0=4.0  
e1=-1.6056  
e2=0.6329  
e3=-0.2325  
e4=0.0738

VAR VAR7  
e\_1=0  
e\_0=4.0  
e1=-1.1920  
e2=0  
e3=0  
e4=0

VAR VAR8  
e\_1=0  
e\_0=4.0  
e1=-1.2698  
e2=0.3672  
e3=0  
e4=0

VAR VAR9  
r1=0.174  
r2=0.076  
r3=0.040  
r4=0  
r5=0  
r6=0  
r7=0  
r8=0  
r9=0

VAR VAR10  
r1=0.174  
r2=0.076  
r3=0.040  
r4=0.013  
r5=0.022  
r6=0.012  
r7=0  
r8=0  
r9=0

VtPulse SRC17  
Vlow=0 V  
Vhigh=1 V  
Delay=81.1 psec  
Edge=cosine  
Rise=1 psec  
Fall=1 psec  
Width=50 psec  
Period=100 psec

VtPulse SRC29  
Vlow=1 V  
Vhigh=0 V  
Delay=81.1 psec  
Edge=cosine  
Rise=1 psec  
Fall=1 psec  
Width=50 psec  
Period=100 psec


VtLFSR\_DT SRC7  
Vlow=-e\_1 V  
Vhigh=e\_1 V  
Rate=10 GHz  
Delay=0.5 nsec  
Taps=bin("1000000000000000")  
Seed=bin("10101010101010101")  
Rout=1 Ohm

VtLFSR\_DT SRC4  
Vlow=-e\_0 V  
Vhigh=e\_0 V  
Rate=10 GHz  
Delay=0.4 nsec  
Taps=bin("1000000000000000")  
Seed=bin("10101010101010101")  
Rout=1 Ohm

VtLFSR\_DT SRC8  
Vlow=-e\_2 V  
Vhigh=e\_2 V  
Rate=10 GHz  
Delay=0.2 nsec  
Taps=bin("1000000000000000")  
Seed=bin("10101010101010101")  
Rout=1 Ohm

VtLFSR\_DT SRC13  
Vlow=-e\_3 V  
Vhigh=e\_3 V  
Rate=10 GHz  
Delay=0.1 nsec  
Taps=bin("1000000000000000")  
Seed=bin("10101010101010101")  
Rout=1 Ohm

VtLFSR\_DT SRC14  
Vlow=-e\_4 V  
Vhigh=e\_4 V  
Rate=10 GHz  
Delay=0.0 nsec  
Taps=bin("1000000000000000")  
Seed=bin("10101010101010101")  
Rout=1 Ohm



VtPulse SRC21  
Vlow=0 V  
Vhigh=e\_1 V  
Delay=0.5 nsec  
Edge=cosine  
Rise=1 psec  
Fall=1 psec  
Width=99 psec  
Period=10 nsec

VtPulse SRC20  
Vlow=0 V  
Vhigh=e1 V  
Delay=0.3 nsec  
Edge=cosine  
Rise=1 psec  
Fall=1 psec  
Width=99 psec  
Period=10 nsec

VtPulse SRC23  
Vlow=0 V  
Vhigh=e2 V  
Delay=0.2 nsec  
Edge=cosine  
Rise=1 psec  
Fall=1 psec  
Width=99 psec  
Period=10 nsec

VtPulse SRC25  
Vlow=0 V  
Vhigh=e3 V  
Delay=0.1 nsec  
Edge=cosine  
Rise=1 psec  
Fall=1 psec  
Width=99 psec  
Period=10 nsec

VtPulse SRC24  
Vlow=0 V  
Vhigh=e4 V  
Delay=0.0 nsec  
Edge=cosine  
Rise=1 psec  
Fall=1 psec  
Width=99 psec  
Period=10 nsec




# Eye Quality Measures

## Eye Area A [in pVs]

$$A \sim \frac{1}{2} * T_{\text{open}} * V_{\text{open}}$$

(~ integrated charge  
on decision latch input )



## Eye Quality factor Q



(= signal-to-noise ratio  
at optimum sampling time)

BER estimation from Q-factor  
(assuming Gaussian distribution of sampled  
voltage, is too conservative in most cases)

$$Q = \frac{\mu_H - \mu_L}{\sigma_H + \sigma_L}$$



$$\text{BER} = \frac{e^{-\frac{Q^2}{2}}}{Q\sqrt{2\pi}}$$

# 86 cm 6.67 Gbit/s PAM2 FIR (no equalization)





horizontal eye opening	UI	-
vertical eye height	mV	-
eye quality factor Q		-
estimated optimum BER		-

# 86 cm 6.67 Gbit/s PAM2 FIR (2 Pre-, 3 Post-FIR-Taps)





horizontal eye opening	UI	0.58
vertical eye opening	mV	130
<b>eye area</b>	<b>pVs</b>	<b>5.7</b>
eye quality factor Q		10.3
estimated optimum BER		$4.7 \times 10^{-25}$

# 86 cm 6.67 Gbit/s PAM2 FIR+DFE (3 Pre-FIR, 9 DFE-T.)





horizontal eye opening	UI	0.75
vertical eye opening	mV	340
<b>eye area</b>	<b>pVs</b>	<b>19.1</b>
eye quality factor Q		19.4
estimated optimum BER		$6 \times 10^{-84}$

# 86 cm 6.67 Gbit/s PAM4 FIR (no equalization)





horizontal eye opening	UI	-
vertical eye height	mV	-
eye quality factor Q		-
estimated optimum BER		-

# 86 cm 6.67 Gbit/s PAM4 FIR (2 Pre-, 3 Post-FIR-Taps)



horizontal eye opening	UI	0.46
vertical eye opening	mV	210
<b>eye area</b>	<b>pVs</b>	<b>14.5</b>
eye quality factor Q		15.1
estimated optimum BER		$2 \times 10^{-51}$

# 86 cm 6.67 Gbit/s PAM4 FIR+DFE (3 Pre-FIR-, 9 DFE-T.)



horizontal eye opening	UI	0.45
vertical eye opening	mV	300
<b>eye area</b>	<b>pVs</b>	<b>20.3</b>
eye quality factor Q		17.0
estimated optimum BER		$4 \times 10^{-65}$


# Summary 6.67 Gbit/s Transmission over 86 cm BP

Quality Measure			$V_{open}$	$T_{open}$	$A_{open}$	Q
EQ	Taps	PAM	[mV]	[ps]	[pVs]	
FIR	1 pre	2	130	72	4.7	4.3
	1 post	4	<u>170</u>	<u>123</u>	<u>10.5</u>	<u>7.1</u>
FIR	2 pre	2	130	87	5.7	10.3
	3 post	4	<u>210</u>	<u>138</u>	<u>14.5</u>	<u>15.1</u>
FIR	2	2	<u>290</u>	97.5	14.1	9.7
+DFE	4	4	240	<u>129</u>	<u>15.5</u>	<u>11.6</u>
FIR	3	2	<u>340</u>	112	19.1	<u>19.4</u>
+DFE	9	4	300	<u>135</u>	<u>20.3</u>	17.0

# PAM 2/4 / FIR/DFE-EQ versus Insertion Loss


Bit Rate [Gbit/s]		3.33	6.67	10.0	13.33
IL @ $f_{bit}/2$ [dB]		-8.9	-22.5	-27.1	-54.6
Modul.	EQ-Meth.				
PAM 2	none	+/-	-	-	-
	FIR	++	+	-	-
	FIR+DFE	Overkill	++	-	-
PAM 4	FIR	Overkill	++	+	-
	FIR+DFE	Overkill	++	+	+

# 90nm-CMOS FIR-Transmitter Evaluation




# PAM 4 Test Bench with 6-Tap FIR-Equalizer in Transmitter


## PAM 4 DDR-Transmitter with 6-Tap FIR-Equalizer




Transient Response




Transient Response




Transient Response




Transient Response




Transient Response





# 90nm-CMOS FIR-Transmitter & Sampling Receiver



# PAM4 Test Bench with 6-Tap FIR-Transmitter & Receiver



Transient Response





$V_{open} = 100$  mV

$T_{meas} = 17.5$  ns

# Summary IL = 22.5 dB @ $f_{bit}/2$ ( w/o Receiver, 20 Gbit/s )

Quality Measure			$V_{open}$	$T_{open}$	$A_{open}$
EQ	Taps	PAM	[mV]	[ps]	[pVs]
FIR	2 pre	2	85	29	2.46
	3 post	4	<u>137</u>	<u>46</u>	<u>6.30</u>

2 -  
PAM





4 -  
PAM

# Summary IL = 22.5 dB @ $f_{bit}/2$ ( w/ Receiver, 20 Gbit/s )


Quality Measure		$V_{open}$	$T_{open}$	$A_{open}$
EQ	Taps	[mV]	[ps]	[pVs]
FIR	2 pre	60	29	1.8
	3 post	<u>100</u>	<u>35</u>	<u>3.5</u>

2 -  
PAM



4 -  
PAM

# 130nm-CMOS Sampling Receive Equalizer Concept



**Finite-Impulse-Response (FIR) Filter**    **Decision Feedback Equalizer (DFE)**

**removes precursor ISI**

**removes postcursor ISI**


M. Grözing, B. Philipp, M. Neher, M. Berroth, "Sampling Receive Equalizer with Bit-Rate Flexible Operation up to 10 Gbit/s,"  
*European Solid-State Circuits Conference (ESSCIRC) 2006*, pp. 516-519, Montreux, Switzerland, September 19-21, 2006.

# 130nm-CMOS Equalizer Half-Rate-Implementation

full rate data input  
half rate clock

M. Grözing, B. Philipp, M. Neher, M. Berroth,  
"Sampling Receive Equalizer with Bit-Rate Flexible  
Operation up to 10 Gbit/s,"  
*European Solid-State Circuits Conference (ESSCIRC)*  
2006, pp. 516-519, Montreux, Switzerland, September  
19-21, 2006.

half rate demultiplexed  
data outputs




# 130nm-CMOS Equalizer Chip Photograph

**Input:**  
**max. 10 Gbit/s**

M. Grözing, B. Philipp, M. Neher, M. Berroth,  
"Sampling Receive Equalizer with Bit-Rate Flexible Operation up to 10 Gbit/s,"  
*European Solid-State Circuits Conference (ESSCIRC) 2006*,  
pp. 516-519, Montreux, Switzerland, September 19-21, 2006.


**Output:**  
**max. 2x 5 Gbit/s**



**Chip area: 1400  $\mu\text{m}$  x 600  $\mu\text{m}$**

**Core area: 60  $\mu\text{m}$  x 56  $\mu\text{m}$**


# Experimental Results (1): 7 Gbit/s over 173 cm FR4



7 Gbit/s

7 Gbit/s

2x 3.5 Gbit/s




Loss: 24 dB @ 3.5 GHz

coefficient control

M. Grözing, B. Philipp, M. Neher, M. Berroth, "Sampling Receive Equalizer with Bit-Rate Flexible Operation up to 10 Gbit/s," *European Solid-State Circuits Conference (ESSCIRC) 2006*, pp. 516-519, Montreux, Switzerland, September 19-21, 2006.


# Experimental Results (1): 7 Gbit/s over 173 cm FR4



7 Gbit/s

7 Gbit/s


2x 3.5 Gbit/s



Loss: 24 dB @ 3.5 GHz

M. Grözing, B. Philipp, M. Neher, M. Berroth, "Sampling Receive Equalizer with Bit-Rate Flexible Operation up to 10 Gbit/s," *European Solid-State Circuits Conference (ESSCIRC) 2006*, pp. 516-519, Montreux, Switzerland, September 19-21, 2006.


# Experimental Results (2): 10 Gbit/s over 90 cm FR4



10 Gbit/s

10 Gbit/s

2x 5 Gbit/s




Loss: 18 dB @ 5 GHz

coefficient control

M. Grözinger, B. Philipp, M. Neher, M. Berroth, "Sampling Receive Equalizer with Bit-Rate Flexible Operation up to 10 Gbit/s," *European Solid-State Circuits Conference (ESSCIRC) 2006*, pp. 516-519, Montreux, Switzerland, September 19-21, 2006.


# Experimental Results (2): 10 Gbit/s over 90 cm FR4



10 Gbit/s

10 Gbit/s


2x 5 Gbit/s



Loss: 18 dB @ 5 GHz


M. Grözinger, B. Philipp, M. Neher, M. Berroth, "Sampling Receive Equalizer with Bit-Rate Flexible Operation up to 10 Gbit/s," *European Solid-State Circuits Conference (ESSCIRC) 2006*, pp. 516-519, Montreux, Switzerland, September 19-21, 2006.

# Experimental Results: BER versus Sampling Phase



173 cm FR4 trace @ 6 Gbit/s

Loss: 19 dB @ 3 GHz



90 cm FR4 trace @ 10 Gbit/s

Loss: 18 dB @ 5 GHz

M. Grözing, B. Philipp, M. Neher, M. Berroth, "Sampling Receive Equalizer with Bit-Rate Flexible Operation up to 10 Gbit/s," *European Solid-State Circuits Conference (ESSCIRC) 2006*, pp. 516-519, Montreux, Switzerland, September 19-21, 2006.

# 130nm-CMOS Equalizer Performance Summary

supply voltage $V_{DD}$	1.3 V	$P_{DC}$ equalizer core*	21 mW
maximum bit rate $f_{max}$	10 Gbit/s	$P_{DC}$ clock generator**	33 mW
minimum bit rate $f_{min}$	0.5 Gbit/s	$P_{DC}$ total (with drivers)	200 mW
max. poss. channel loss for BER < $10^{-12}$ , PRBS $2^{31}-1$ , 7 Gbit/s			24 dB
min. $V_{pp,PPG}$ for BER < $10^{-11}$ , PRBS $2^7-1$ , 10 Gbit/s, 90 cm FR4			300 mV
min. $V_{pp,PPG}$ for BER < $10^{-11}$ , PRBS $2^7-1$ , 6 Gbit/s, 173 cm FR4			230 mV

\*circuitry corresponding to slide 8; \*\*circuitry in dashed box of slide 13.

M. Grözing, B. Philipp, M. Neher, M. Berroth,  
 "Sampling Receive Equalizer with Bit-Rate Flexible Operation up to 10 Gbit/s,"  
*European Solid-State Circuits Conference (ESSCIRC) 2006*,  
 pp. 516-519, Montreux, Switzerland, September 19-21, 2006.

# Summary

- **System Level Evaluation of Doubled Data Rate Transmission on legacy BP ( 3.33 Gbit/s → 6.67 Gbit/s, IL = 8.9 dB @ 1.67 GHz / 22.5 dB @ 3.33 GHz )**
  - Equalization is a must for both PAM2 & PAM4-transmission
  - PAM4 offers larger eye area with less equalization effort
- **DDR PAM2/4 Transmitter & Receiver Evaluation in 90nm CMOS**
  - PAM 2/4 6-Tap FIR-EQ-DDR-Transmitters work up to 40 Gbit/s
  - PAM 2/4 Receivers work up to 20 Gbit/s,  
Eye Diagram Margins indicate that they work up to 40 Gbit/s
  - PAM 4 show's a clear advantage in receiver eye area (~ factor 2 to 3)
- **Receive-Side FIR-DFE-Equalizer for up to 10 Gbit/s in 130nm CMOS**
  - small chip area (core: 60  $\mu\text{m}$  x 56  $\mu\text{m}$ )
  - low power consumption (core: 21 mW, clock: 33mW )
  - up to 24 dB channel loss compensation
  - no spiral inductors
  - bit-rate flexible operation
  - **Patent situation:**
    - DE 10 2006 034 033 B3 patent granted
    - PCT patent application pending
    - License request to Technologie-Lizenz-Büro (TLB), [www.tlb.de](http://www.tlb.de)